Including results for verilog hdl 设计示例.
Do you want results only for Verilog HDL 设计实例?